

44 V Supply Maximum Ratings  $V_{SS}$  to  $V_{DD}$  Analog Signal Range Low On Resistance (< 35  $\Omega$ )

Ultralow Power Dissipation (< 35 μW) Fast Transition Time (160 ns max)

Break-Before-Make Switching Action Plug-In Replacement for DG419

**FEATURES** 


**APPLICATIONS** 

Precision Test Equipment Precision Instrumentation Battery Powered Systems Sample Hold Systems

## LC<sup>2</sup>MOS Precision Mini-DIP Analog Switch

## ADG419

#### FUNCTIONAL BLOCK DIAGRAM



### GENERAL DESCRIPTION

The ADG419 is a monolithic CMOS SPDT switch. This switch is designed on an enhanced  $LC^2MOS$  process that provides low power dissipation yet gives high switching speed, low on resistance and low leakage currents.

The on resistance profile of the ADG419 is very flat over the full analog input range, ensuring excellent linearity and low distortion. The part also exhibits high switching speed and high signal bandwidth. CMOS construction ensures ultralow power dissipation, making the parts ideally suited for portable and battery powered instruments.

Each switch of the ADG419 conducts equally well in both directions when ON and has an input signal range that extends to the supplies. In the OFF condition, signal levels up to the supplies are blocked. The ADG419 exhibits break-before-make switching action.

#### **PRODUCT HIGHLIGHTS**

- Extended Signal Range The ADG419 is fabricated on an enhanced LC<sup>2</sup>MOS process, giving an increased signal range that extends to the supply rails.
- 2. Ultralow Power Dissipation
- 3. Low R<sub>ON</sub>
- 4. Single Supply Operation
  - For applications where the analog signal is unipolar, the ADG419 can be operated from a single rail power supply. The part is fully specified with a single +12 V power supply and will remain functional with single supplies as low as +5 V.

#### REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

# ADG419-SPECIFICATIONS<sup>1</sup>

**Dual Supply** ( $V_{DD} = +15 V \pm 10\%$ ,  $V_{SS} = -15 V \pm 10\%$ ,  $V_L = +5 V \pm 10\%$ , GND = 0 V, unless otherwise noted)

	B V	ersion	T Ve	ersion		
Parameter	+25°C	-40°C to +85°C	+25°C	-55°C to +125°C	Units	Test Conditions/Comments
ANALOG SWITCH						
Analog Signal Range		$V_{SS}$ to $V_{DD}$		$V_{SS}$ to $V_{DD}$	V	
R <sub>ON</sub>	25		25		$\Omega$ typ	$V_D = \pm 12.5 \text{ V}, I_S = -10 \text{ mA}$
	35	45	35	45	$\Omega$ max	$V_{DD}$ = +13.5 V, $V_{SS}$ = -13.5 V
LEAKAGE CURRENTS						$V_{DD} = +16.5 \text{ V}, V_{SS} = -16.5 \text{ V}$
Source OFF Leakage I <sub>S</sub> (OFF)	±0.1		$\pm 0.1$		nA typ	$V_D = \pm 15.5 \text{ V}, V_S = \mp 15.5 \text{ V};$
	±0.25	±5	±0.25	±15	nA max	Test Circuit 2
Drain OFF Leakage $I_D$ (OFF)	±0.1		$\pm 0.1$		nA typ	$V_{\rm D} = \pm 15.5 \text{ V}, V_{\rm S} = \mp 15.5 \text{ V};$
	±0.75	±5	$\pm 0.75$	±30	nA max	Test Circuit 2
Channel ON Leakage I <sub>D</sub> , I <sub>S</sub> (ON)	±0.4		$\pm 0.4$		nA typ	$V_{\rm S} = V_{\rm D} = \pm 15.5 \text{ V};$
	±0.75	±5	$\pm 0.75$	±30	nA max	Test Circuit 3
DIGITAL INPUTS						
Input High Voltage, V <sub>INH</sub>		2.4		2.4	V min	
Input Low Voltage, V <sub>INI</sub>		0.8		0.8	V max	
Input Current						
I <sub>INL</sub> or I <sub>INH</sub>		$\pm 0.005$		$\pm 0.005$	μA typ	$V_{IN} = V_{INL}$ or $V_{INH}$
		$\pm 0.5$		$\pm 0.5$	µA max	
DYNAMIC CHARACTERISTICS <sup>2</sup>						
t <sub>TRANSITION</sub>	160	200	145	200	ns max	$R_L = 300 \Omega, C_L = 35 pF;$
						$V_{S1} = \pm 10 \text{ V}, V_{S2} = \pm 10 \text{ V};$
						Test Circuit 4
Break-Before-Make Time	30		30		ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$ ;
Delay, t <sub>D</sub>	5		5		ns min	$V_{S1} = V_{S2} = \pm 10 V;$
						Test Circuit 5
OFF Isolation	80		80		dB typ	$R_L = 50 \Omega$ , f = 1 MHz;
						Test Circuit 6
Channel-to-Channel Crosstalk	90		70		dB typ	$R_L = 50 \Omega$ , f = 1 MHz;
			_		_	Test Circuit 7
$C_{s}$ (OFF)	6		6		pF typ	f = 1 MHz
$C_D, C_S (ON)$	55		55		pF typ	f = 1 MHz
POWER REQUIREMENTS						$V_{DD}$ = +16.5 V, $V_{SS}$ = -16.5 V
I <sub>DD</sub>	0.0001		0.0001		μA typ	$V_{IN} = 0 V \text{ or } 5 V$
	1	2.5	1	2.5	µA max	
I <sub>SS</sub>	0.0001		0.0001		μA typ	
_	1	2.5	1	2.5	μA max	
IL	0.0001		0.0001		μA typ	$V_{L} = +5.5 V$
	1	2.5	1	2.5	μA max	

NOTES <sup>1</sup>Temperature ranges are as follows: B Version: -40°C to +85°C; T Version: -55°C to +125°C.

<sup>2</sup>Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

### Single Supply ( $V_{DD} = +12 V \pm 10\%$ , $V_{SS} = 0 V$ , $V_L = +5 V \pm 10\%$ , GND = 0 V, unless otherwise noted)

	<b>B</b> Version		T Version			
		-40°C to		-55°C to		
Parameter	+25°C	+85°C	+25°C	+125°C	Units	<b>Test Conditions/Comments</b>
ANALOG SWITCH						
Analog Signal Range		0 to $V_{DD}$		0 to $V_{DD}$	V	
R <sub>ON</sub>	40		40		$\Omega$ typ	$V_D = +3 V, +8.5 V, I_S = -10 mA$
		60		70	$\Omega$ max	$V_{DD} = +10.8 V$
LEAKAGE CURRENT						$V_{DD} = +13.2 \text{ V}$
Source OFF Leakage I <sub>S</sub> (OFF)	±0.1		±0.1		nA typ	$V_{\rm D} = 12.2 \text{ V/1 V}, V_{\rm S} = 1 \text{ V/12.2 V};$
	±0.25	$\pm 5$	±0.25	±15	nA max	Test Circuit 2
Drain OFF Leakage I <sub>D</sub> (OFF)	±0.1		±0.1		nA typ	$V_{\rm D} = 12.2 \text{ V/1 V}, V_{\rm S} = 1 \text{ V/12.2 V};$
	±0.75	$\pm 5$	±0.75	±30	nA max	Test Circuit 2
Channel ON Leakage I <sub>D</sub> , I <sub>S</sub> (ON)	$\pm 0.4$		±0.4		nA typ	$V_{\rm S} = V_{\rm D} = 12.2 \text{ V/1 V};$
	±0.75	±5	±0.75	±30	nA max	Test Circuit 3
DIGITAL INPUTS						
Input High Voltage, V <sub>INH</sub>		2.4		2.4	V min	
Input Low Voltage, V <sub>INL</sub>		0.8		0.8	V max	
Input Current						
I <sub>INL</sub> or I <sub>INH</sub>		$\pm 0.005$		±0.005	μA typ	$V_{IN} = V_{INL}$ or $V_{INH}$
		±0.5		±0.5	µA max	
DYNAMIC CHARACTERISTICS <sup>2</sup>						
t <sub>TRANSITION</sub>	180	250	170	250	ns max	$R_L = 300 \Omega$ , $C_L = 35 pF$ ;
						$V_{S1} = 0 V/8 V, V_{S2} = 8 V/0 V;$
						Test Circuit 4
Break-Before-Make Time	60		60		ns typ	$R_{\rm L} = 300 \ \Omega, C_{\rm L} = 35 \ \rm pF;$
Delay, t <sub>D</sub>						$V_{S1} = V_{S2} = +8 V;$
OFF Isolation	80		80		dB typ	Test Circuit 5 $R_L = 50 \Omega$ , f = 1 MHz;
OFT Isolation	80		00		ub typ	$R_L = 50.52, 1 = 1.00000, Test Circuit 6$
Channel-to-Channel Crosstalk	90		70		dB typ	$R_{\rm L} = 50 \ \Omega, f = 1 \text{ MHz};$
Chamilei-to-Chamiler Crosstark	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		10		dD typ	Test Circuit 7
C <sub>S</sub> (OFF)	13		13		pF typ	f = 1 MHz
$C_{\rm D}, C_{\rm S}$ (ON)	65		65		pF typ	f = 1 MHz
POWER REQUIREMENTS						$V_{DD} = +13.2 V$
I <sub>DD</sub>	0.0001		0.0001		μA typ	$V_{DD} = +13.2 V$ $V_{IN} = 0 V \text{ or } 5 V$
עע∗	1	2.5	1	2.5	μA max	
$I_L$	0.0001	2.9	0.0001	2.5	μA typ	$V_{L} = +5.5 V$
- <u>L</u>	1	2.5	1	2.5	μA max	

NOTES

<sup>1</sup>Temperature ranges are as follows: B Version: -40°C to +85°C; T Version: -55°C to +125°C.

<sup>2</sup>Guaranteed by design, not subject to production test.

Specifications subject to change without notice.

#### Table I. Truth Table

Logic	Switch 1	Switch 2	
0	ON	OFF	
1	OFF	ON	

#### **ORDERING GUIDE**

Model	Temperature Ranges	Package Options*
ADG419BN	-40°C to +85°C	N-8
ADG419BR	$-40^{\circ}$ C to $+85^{\circ}$ C	SO-8
ADG419BRM	–40°C to +85°C	RM-8
ADG419TQ	–55°C to +125°C	Q-8

\*N = Plastic DIP, Q = Cerdip, RM =  $\mu$ SOIC, SO = 0.15" Small Outline IC (SOIC).

#### PIN CONFIGURATION DIP/SOIC/µSOIC



## **ADG419**

#### ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

$(T_A = +25^{\circ}C \text{ unless otherwise noted})$
$V_{DD}$ to $V_{SS}$ +44 V
V <sub>DD</sub> to GND0.3 V to +25 V
$V_{SS}$ to GND+0.3 V to -25 V
$V_L$ to GND0.3 V to $V_{DD}$ + 0.3 V
Analog, Digital Inputs <sup>2</sup> $V_{SS} - 2 V$ to $V_{DD} + 2 V$
or 30 mA, Whichever Occurs First
Continuous Current, S or D 30 mA
Peak Current, S or D 100 mA
(Pulsed at 1 ms, 10% Duty Cycle Max)
Operating Temperature Range
Industrial (B Version)40°C to +85°C
Extended (T Version)55°C to +125°C
Storage Temperature Range65°C to +150°C
Junction Temperature +150°C
Cerdip Package, Power Dissipation
$\theta_{JA}$ , Thermal Impedance
Lead Temperature, Soldering (10 sec) +300°C

Plastic Package, Power Dissipation
$\theta_{JA}$ , Thermal Impedance 100°C/W
Lead Temperature, Soldering (10 sec) +260°C
SOIC Package, Power Dissipation
$\theta_{JA}$ , Thermal Impedance
µSOIC Package, Power Dissipation
$\theta_{IA}$ , Thermal Impedance
Lead Temperature, Soldering
Vapor Phase (60 sec)
Infrared (15 sec) +220°C

#### NOTES

<sup>1</sup>Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

<sup>2</sup>Overvoltages at IN, S or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.

#### CAUTION -

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG419 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



TERMINOLOGY		$C_D, C_S(ON)$	"ON" switch capacitance.
V <sub>DD</sub> V <sub>SS</sub>	Most positive power supply potential. Most negative power supply potential in dual supplies. In single supply applications, it may be connected to GND.	t <sub>transition</sub>	Delay time between the 50% and 90% points of the digital inputs and the switch "ON" condition when switching from one address state to another.
V <sub>L</sub> GND S	Logic power supply (+5 V). Ground (0 V) reference. Source terminal. May be an input or an output.	t <sub>D</sub>	"OFF" time or "ON" time measured be- tween the 90% points of both switches when switching from one address state to the other.
D IN	Drain terminal. May be an input or an output. Logic control input.	V <sub>INL</sub> V <sub>INH</sub> I <sub>INL</sub> (I <sub>INH</sub> )	Maximum input voltage for logic "0." Minimum input voltage for logic "1." Input current of the digital input.
R <sub>ON</sub> I <sub>S</sub> (OFF)	Ohmic resistance between D and S. Source leakage current with the switch "OFF."	Crosstalk	A measure of unwanted signal which is coupled through from one channel to another as a result of parasitic capacitance.
I <sub>D</sub> (OFF)	Drain leakage current with the switch "OFF."	Off Isolation	A measure of unwanted signal coupling through an "OFF" channel.
$I_D, I_S(ON)$	Channel leakage current with the switch "ON."	I <sub>DD</sub> I <sub>SS</sub>	Positive supply current. Negative supply current.
V <sub>D</sub> (V <sub>S</sub> ) C <sub>S</sub> (OFF)	Analog voltage on terminals D, S. "OFF" switch source capacitance.		

### **Typical Performance Characteristics-ADG419**




Figure 1. R<sub>ON</sub> as a Function of V<sub>D</sub> (V<sub>S</sub>): Dual Supply Voltage




Figure 2.  $R_{ON}$  as a Function of  $V_D$  ( $V_S$ ) for Different Temperatures




Figure 3. Leakage Currents as a Function of  $V_S$  ( $V_D$ )




Figure 4.  $R_{ON}$  as a Function of  $V_D$  ( $V_S$ ): Single Supply Voltage




Figure 5.  $R_{ON}$  as a Function of  $V_D$  ( $V_S$ ) for Different Temperatures




Figure 6. Leakage Currents as a Function of  $V_S$  ( $V_D$ )

## ADG419

**Test Circuits** 




Figure 7. Supply Current vs. Input Switching Frequency







Figure 8. Transition Time vs. Power Supply Voltage







Test Circuit 4. Transition Time, t<sub>TRANSITION</sub>



Test Circuit 5. Break-Before-Make Time Delay, t<sub>D</sub>

## ADG419






Test Circuit 7. Crosstalk

#### Test Circuit 6. Off Isolation


#### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).

#### 8-Lead Plastic DIP (N-8)




#### 8-Lead µSOIC (RM-8)



0.005 (0.13) MIN 0.055 (1.4) MAX 4 襘 5 1 0.310 (7.87) 0.220 (5.59) ¥ PIN 1 0.320 (8.13) 0.405 (10.29) 0.290 (7.37) , 0.060 (1.52) - MAX -0.200 (5.08) MAX त्तव H 0.150 (3.81) MIN ×+ \$ 0.200 (5.08) 0.125 (3.18) 0.015 (0.38) . -SEATING 0.023 (0.58) 0.100 0.070 (1.78) 0.014 (0.36) (2.54) 0.030 (0.76) BSC PLANE 15° 0° 0.008 (0.20)

8-Lead Cerdip (Q-8)

#### 8-Lead SOIC (SO-8) (Narrow Body)



PRINTED IN U.S.A.